

The format of this field for each TLB entry is shown in FIG. 18.3.

Detailed Description Text - DETX:

The content of each TLB Write Bit, Transaction ID, and Lockbit field is defined as follows:

Detailed Description Paragraph Table - DETL:

TABLE IX Displacement Assignment 0000 thru 000F Segment Registers 0 through 15. 0010 I/O Base Address Register 0011 Storage Exception Register 0012 Storage Exception Address Register 0013 Translated Real Address Register 0014 Transaction ID Register 0015 Translation Control Register 0016 RAM Specification Register 0017 ROS Specification Register 0018 RAS Mode Diagnostic Register 0019 thru 001F Reserved 0020 thru 002F TLB0 Address Tag Field for TLB0 entries 0 through 15. 0030 thru 003F TLB1 Address Tag Field for TLB0 entries 0 through 15. 0040 thru 004F TLB0 Real Page Number, Valid Bit, and Key Bits for TLB0 entries 0 through 15. 0050 thru 005F TLB1 Real Page Number, Valid Bit, and Key Bits for TLB0 entries 0 through 15. 0060 thru 006F TLB0 Write Bit, Transaction ID, and Lockbits for TLB0 entries 0 through 15. 0070 thru 007F TLB1 Write Bit, Transaction ID, and Lockbits for TLB0 entries 0 through 15. 0080 Invalidate Entire TLB. 0081 Invalidate TLB Entries in Specified Segment. 0082 Invalidate TLB Entry for Specified Effective Address. 0083 Load Real Address. 0084 thru 0FFF Reserved. 1000 thru 2FFF Reference and Change bits for pages 0 through 8191. 3000 thru FFFF Reserved.

US-PAT-NO: RE37305

DOCUMENT-IDENTIFIER: US RE37305 E

TITLE: Virtual memory address translation mechanism with controlled data persistence

DATE-ISSUED: July 31, 2001

US-CL-CURRENT: 711/207; 711/206 ; 711/208 ; 711/216

APPL-NO: 07/ 812837

DATE FILED: December 20, 1991

REISSUE-DATA:

US-PAT-NO: 04638426

DATE-ISSUED: January 20, 1987

APPL-NO: 573975

DATE-FILED: September 19, 1983

PARENT-CASE:

.ladd.This is a Continuation of reissue application Ser. No. 07/299,177 filed Jan. 19, 1989 now abandoned which is a Reissue of Ser. No. 06/573,975, Sep. 18, 1998, U.S. Pat. No. 4,638,426..laddend.

PCT-DATA:

APPL-NO: PCT/US82/01829

DATE-FILED: December 30, 1982

PUB-NO: WO84/02784

PUB-DATE: Jul 19, 1984

371-DATE: Sep 19, 1983

102(E)-DATE: Sep 19, 1983

_____ KWIC _____

Detailed Description Text - DETX:

TLB: Translation Lookaside Buffer. The TLB is the hardware containing the virtual-to-real mapping (in some implementations the TLB may contain only a portion of this mapping at any given time). In addition to the mapping each TLB entry contains other information about its associated page, such as Translation ID, Storage Key and Lockblts.

Detailed Description Text - DETX:

The "TLB Write Bit, Translation ID, and Lockblts" field contains the Write Bit, Transaction ID, and Lockblts assigned to the virtual address contained in the Address Tag field of the TLB entry, if the TLB entry is for a special segment.